

THE REAL PROPERTY.

CCD linear image sensors

S11155-2048-02 S11156-2048-02

Back-thinned CCD image sensors with electronic shutter function

The S11155-2048-02 and S11156-2048-02 are back-thinned CCD linear image sensors with an internal electronic shutter for spectrometers. These image sensors use a resistive gate structure that allows a high-speed transfer. Each pixel has a lengthwise size needed by spectrometers but ensures readout with low image lag. Image lag on these products is reduced by nearly a magnitude of 10 as compared to the previous products (S11155-2048-01, S11156-2048-01). Note that the transmission of long wavelengths in the dead layer covering the horizontal shift register was reduced compared to previous products.

Features

- Built-in electronic shutter
- Minimum integration time: 2 μs
- High sensitivity from the ultraviolet region (spectral response range: 200 to 1100 nm)
- Readout speed: 10 MHz max.
- Image lag: 0.1% typ.



- Spectrometers
- Image readout

Structure

Parameter	S11155-2048-02 S11156-2048-02					
Pixel size (H \times V)	14 × 500 μm 14 × 1000 μm					
Number of total pixels (H \times V)	2128 × 1					
Number of effective pixels $(H \times V)$	2048 × 1					
Image size ($H \times V$)	28.672 × 0.500 mm	28.672 × 1.000 mm				
Horizontal clock phase	2-phase					
Output circuit	Two-stage MOSFET source follower					
Package	24-pin ceramic DIP (refer to dimensional outline)					
Window*1	Quartz glass ^{*2}					
Cooling	Non-cooled					

*1: Temporary window type (ex. S11155-2048N-02) is available upon request.

*2: Resin sealing

Resistive gate structure

In ordinary CCDs, one pixel contains multiple electrodes and a signal charge is transferred by applying different clock pulses to those electrodes [Figure 1]. In resistive gate structures, a single high-resistance electrode is formed in the active area, and a signal charge is transferred by means of a potential slope that is created by applying different voltages across the electrode [Figure 2]. Compared to a CCD area image sensor which is used as a linear sensor by line binning, a one-dimensional CCD having a resistive gate structure in the active area offers higher speed transfer, allowing readout with low image lag even if the pixel height is large.



[Figure 2] Schematic diagram and potential of resistive gate structure



www.hamamatsu.com

Absolute maximum ratings (Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Operating temperature*3 *4		Topr	-50	-	+60	°C
Storage temperature		Tstg	-50	-	+70	°C
Output transistor drain voltage		Vod	-0.5	-	+25	V
Reset drain voltage		Vrd	-0.5	-	+18	V
Output amplifier return voltage		Vret	-0.5	-	+18	V
All reset drain voltage		VARD	-0.5	-	+18	V
Horizontal input source voltage		VISH	-0.5	-	+18	V
All reset gate voltage		VARG	-12	-	+15	V
Storage gate voltage		Vstg	-12	-	+15	V
Horizontal input gate voltage		VIG1H, VIG2H	-12	-	+15	V
Summing gate voltage		Vsg	-12	-	+15	V
Output gate voltage		Vog	-12	-	+15	V
Reset gate voltage		Vrg	-12	-	+15	V
Transfer gate voltage		Vtg	-12	-	+15	V
Resistive gate voltage	High	VREGH	_12	_	.15	V
	Low	VREGL	-12	-	715	v
Horizontal shift register clock volta	ige	VP1H, VP2H	-12	-	+15	V
Soldering conditions ^{*5}		Tsol	260 °C, within 5 s, at least 2 mm away from lead roots			

*3: Package temperature

*4: The sensor temperature may increase due to heating in high-speed operation. We recommend taking measures to dissipate heat as needed. For more details, refer to the technical information "Resistive gate type CCD linear image sensors with electronic shutter".

*5: Use a soldering iron.

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

F	Parameter		Symbol	Min.	Тур.	Max.	Unit	
Output transistor drain voltage		Vod	12	15	18	V		
Reset drain voltage			Vrd	13	14	15	V	
All reset drain voltag	e		Vard	13	14	15	V	
		High*6	VARGH	7	8	9	V	
All reset gate voltage	2	Low*7	VARGL	0.5	1	2	v	
Output gate voltage			Vog	2.5	3.5	4.5	V	
Storage gate voltage			Vstg	2.5	3.5	4.5	V	
Substrate voltage			Vss	-	0	-	V	
Desistive aste high y	altaga	High	VREGHH	0.5	1	1.5		
Resistive gate high voltage		Low	VREGHL	-10.5	-9.5	-8.5	V	
Desistive asta lavuvalta sa		High	VREGLH	-	VREGHH - 8.0	-	V	
Resistive gate low vo	llage	Low	VREGLL	-10.5	-9.5	-	v	
Output amplifier return voltage*8		Vret	-	1	2	V		
Tost point	Horizontal input so	urce	VISH	-	Vrd	-	V	
lest point	Horizontal input ga	ite	VIG1H, VIG2H	-10.5	-9.5	-	V	
Harizontal shift ragio	tor clock voltage	High	Vp1hh, Vp2hh	5	6	8	N	
nonzontal shint regis	ter clock voltage	Low	VP1HL, VP2HL	-6	-5	-4	V	
Summing gate volta	10	High	Vsgh	5	6	8		
Summing gate voltag	Je	Low	Vsgl	-6	-5	-4	v	
Reset gate voltage		High	Vrgh	7	8	9	N	
		Low	VRGL	-6	-5	-4	V	
Transfor gata valtage		High	Vtgh	9.5	10.5	11.5	V	
mansier yate voltage	5	Low	Vtgl	-6	-5	-4	V	
External load resistar	nce		RL	2.0	2.2	2.4	kΩ	

Operating conditions (Ta=25 °C)

*6: All reset on

*7: All reset off

*8: Output amplifier return voltage is a positive voltage with respect to Substrate voltage, but the current flows in the direction of flow out of the sensor.



Electrical characteristics [Ta=25 °C, fc=5 MHz, operating conditions: Typ. (P.2), timing chart (P.6, 7)]

					-	
Parame	eter	Symbol	Min.	Тур.	Max.	Unit
Signal output frequency	fc	-	5	10	MHz	
Line rate		LR	-	2	4	kHz
Horizontal shift register capa	icitance	Ср1н, Ср2н	-	200	-	pF
All reset gate capacitance		CARG	-	100	-	pF
	S11155-2048-02	0250	-	1000	-	
Resistive gate capacitance	S11156-2048-02	CREG	-	2000	-	_ рг
Summing gate capacitance	·	Csg	-	10	-	pF
Reset gate capacitance		CRG	-	10	-	pF
Transfer gate capacitance	Стд	-	100	-	pF	
Charge transfer efficiency*9		CTE	0.99995	0.99999	-	-
DC output level		Vout	9	10	11	V
Output impedance		Zo	-	300	-	Ω
Output amplifier return curre	ent	Iret	-	0.4	-	mA
	C111FF 2040 02	PAMP*10	-	75	-	
Power consumption	511155-2048-02	PREG*11	50	100	160	
	C111EC 2049 02	PAMP*10	-	75	-	IIIVV
	511150-2048-02	PREG*11	30	60	90	1
Desistive sate vesistance*12	S11155-2048-02	Dama	0.4	0.7	1.4	L.O.
Resistive gate resistance*12	S11156-2048-02	KREG	0.7	1.1	2.2	K\$2

*9: Charge transfer efficiency per pixel of CCD shift register, measured at half of the full well capacity

*10: Power consumption of the on-chip amplifier plus load resistance

*11: Power consumption at REG

*12: Resistance value between REGH and REGL

Electrical and optical characteristics [Ta=25 °C, fc=5 MHz, operating conditions: Typ. (P.2), timing chart (P.6, 7)]

Parameter		Cumbol	S11155-2048-02		S11156-2048-02			L lucite	
		Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Saturation output voltage	e	Vsat	-	Fw × Sv	-	-	Fw × Sv	-	V
Full well capacity*13		Fw	150	200	-	150	200	-	ke⁻
Linearity error*14		LR	-	±3	±10	-	±3	±10	%
CCD node sensitivity		Sv	9	10	11	9	10	11	µV/e⁻
Dark autropt*15	Non-MPP operation	DC	-	100	300	-	200	600	ke ⁻ /pixel/s
Dark current ¹¹³	MPP operation	DS -	-	10	40	-	15	60	
Dark output popupiformity	Non-MPP operation	DSNU	-	-	300	-	-	300	%
Dark output nonunitornity	MPP operation		-	-	-	-	-	-	
Readout noise		Nr	-	30	45	-	30	45	e⁻ rms
Dynamic range*16		DR	-	6670	-	-	6670	-	-
Defective pixels ^{*17}		-	-	-	0	-	-	0	-
Spectral response range		λ	200 to 1100		200 to 1100		0	nm	
Peak sensitivity wavelength		λр	-	600	-	-	600	-	nm
Photoresponse nonuniformity*18 *19		PRNU	-	±3	±10	-	±3	±10	%
Imaga lag*18 *20	Average image lag of all pixels	I	-	0.1	1	-	0.1	1	0/
Image lag ^{~10} *20	Maximum image lag of all pixels	L	-	1	3	-	1	3	70

*13: Operating voltages typ.

*14: Signal level=1 ke⁻ to 150 ke⁻. Defined so that the linearity error is zero when the signal level is at one-half the full well capacity.

*15: Dark current is reduced to half for every 5 to 7 °C decrease in temperature.

*16: Dynamic range (DR) = Full well capacity / Readout noise

*17: Pixels that exceed the DSNU or PRNU maximum

*18: Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 660 nm)

*19: Photoresponse nonuniformity = $\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 [\%]$

*20: Percentage of unread signal level when a one-shot light pulse is irradiated so that the output is half the saturation output. The integration time during measurement is 5 μ s for the S11155-2048-02 and 20 μ s for the S11156-2048-02. For details, see the technical information (resistive gate type CCD linear image sensor with electronic shutter).





Spectral response (without window)*²¹



*21: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.



Spectral transmittance characteristic of window material





Device structure (conceptual drawing of top view in dimensional outline)

Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed. Note that the transmission of long wavelengths in the dead layer covering the horizontal shift register was reduced compared to previous products.

Signal charges that undergo photoelectric conversion at each pixel of the photosensitive area are directed upward or downward based on the boundary line at the center of the photosensitive area and transferred. Then, they are combined through the horizontal registers and read out by the amplifier.

KMPDC0543EB



Timing chart



 * Apply clock pulses to the specified terminals during the period of dummy readout. Set the total number of clock pulses N, according to the integration time.

KMPDC0541EB

				,		
Par	ameter	Symbol	Min.	Тур.	Max.	Unit
ADC	Pulse width	Tpwar	1	-	-	μs
ANG	Rise and fall times	Tprar, Tpfar	200	-	-	ns
TC	Pulse width	Tpwv	2	-	-	μs
16	Rise and fall times	Tprv, Tpfv	20	-	-	ns
	Pulse width	Tpwh	50	100	-	ns
P1H, P2H* ²²	Rise and fall times	Tprh, Tpfh	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	50	100	-	ns
SG	Rise and fall times	Tprs, Tpfs	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpwr	5	15	-	ns
KG	Rise and fall times	Tprr, Tpfr	5	-	-	ns
TG - P1H	Overlap time	Tovr	1	2	-	μs
Integration time	S11155-2048-02	Tintog	2	5	-	
	S11156-2048-02	Tinteg	2	20	-	µs

*22: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.





* Apply clock pulses to the specified terminals during the period of dummy readout. Set the total number of clock pulses N, according to the integration time.

KMPDC0542EB

	Parameter	Symbol	Min.	Тур.	Max.	Unit
APC	Pulse width	Tpwar	*23	-	-	μs
ANG	Rise and fall times	Tprar, Tpfar	200	-	-	ns
	Pulse width	Tpwreg	-	Tinteg - Tregtr	-	μs
DECH DECI	Rise and fall times	Tprreg, Tpfreg	100	-	-	ns
REGH, REGE	Transfor time S11155-2048-02	Troatr	2	5	-	110
	S11156-2048-02	negu	2	20	-	μs
тс	Pulse width	Tpwv	2	-	-	μs
Rise and fall times		Tprv, Tpfv	20	-	-	ns
	Pulse width	Tpwh	50	100	-	ns
P1H, P2H* ²⁴	Rise and fall times	Tprh, Tpfh	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	50	100	-	ns
SG	Rise and fall times	Tprs, Tpfs	10	-	-	ns
	Duty ratio	-	40	50	60	%
DC	Pulse width	Tpwr	5	15	-	ns
KG	Rise and fall times	Tprr, Tpfr	5	-	-	ns
TG - P1H	Overlap time	Tovr	1	2	-	μs
Integration time	S11155-2048-02	Tintog	2	5	-	
integration time	S11156-2048-02	rinteg	2	20	-	μs

*23: The Min. value of Tpwar is equal to the normal readout period.

*24: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.



Dimensional outline (unit: mm)



 * Glass thickness (refractive index ≈ 1.5) Weight: 3.8 g typ.

KMPDA0320EB

Pin connections

Pin no.	Symbol	Function	Remark (standard operation)
1	OS	Output transistor source	RL=2.2 kΩ
2	OD	Output transistor drain	+15 V
3	OG	Output gate	+3.5 V
4	SG	Summing gate	Same pulse as P2H
5	Vret	Output amplifier return	+1 V
6	RD	Reset drain	+14 V
7	REGL	Resistive gate (low)	-7 V (Non-MPP operation)
8	REGH	Resistive gate (high)	+1 V (Non-MPP operation)
9	P2H	CCD horizontal register clock-2	+6 V/-5 V
10	P1H	CCD horizontal register clock-1	+6 V/-5 V
11	IG2H	Test point (horizontal input gate-2)	-9.5 V
12	IG1H	Test point (horizontal input gate-1)	-9.5 V
13	ARG	All reset gate	+8 V/+1 V
14	ARD	All reset drain	+14 V
15	ISH	Test point (horizontal input source)	Connect to RD
16	-		
17	SS	Substrate	GND
18	RD	Reset drain	+14 V
19	-		
20* ²⁵	STG	Storage gate	+3.5 V
21* ²⁵	STG	Storage gate	+3.5 V
22	-		
23	TG	Transfer gate	+10.5 V/-5 V
24	RG	Reset gate	+8 V/-5 V

*25: Pins 20 and 21 are shorted inside the package.





- OS output waveform example (fc=5 MHz, RL=2.2 kΩ, VoD=+15 V)

High-speed signal processing circuit example (using S11155/S11156-2048-02 and analog front-end IC)





Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
- Disclaimer
- Image sensors
- Technical information
- Resistive gate type CCD linear image sensors with electronic shutter

C11165-02 Driver circuit for CCD linear image sensor (sold separately)

The C11165-02 is a driver circuit designed for HAMAMATSU CCD linear image sensors S11155-2048-02, S11156-2048-02. The C11165-02 can be used in spectrometer when combined with the CCD linear image sensor.

Features

- Built-in 16-bit A/D converter
- Interface of computer: USB 2.0
- Operates by DC+5 V



Information described in this material is current as of May 2017.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.



www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184

U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218 Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8

Germany: harrantesu Protonics Dediscriant Gribber Arzbergerstr. 10, D-82211 herrschning and Ammersee, Germany, Telephone: (49) 612-237-0, Fax: (49) 6132-205-8 France: Hamamatsu Protonics France S.A.R..: 19, Rue du Saule Trapu, Parc du Moulin de Massy, Qetex, France, Telephone: 33-(1) 69 53 71 00, Fax: 33-(1) 69 53 71 10, Fax: 33-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-(1) 69 53-