

SINGLE OPERATIONAL AMPLIFIERS


- **INPUT OFFSET VOLTAGE :**
 4 mV max. LM118 – LM218
 10 mV max. LM318
- **INPUT BIAS CURRENT :**
 250nA max.
- **INPUT OFFSET CURRENT :**
 50nA max.
- **SLEW RATE OF 150 V/μs AS INVERTING AMPLIFIER**

DESCRIPTION

The LM118, LM218 and LM318 are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature internal frequency compensation and a factor of ten increase in speed over general purpose devices.

Although, no external frequency compensation components are needed for operation, feedforward compensation may be used to further increase the speed. For inverting applications, feedforward compensation will boost the slew rate to over 150 V/μs and almost double the bandwidth. However, for non-inverting or differential applications feedforward cannot be used.

The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM118	-55, + 125°C	•	•	•	•
LM218	-40, + 105°C	•	•	•	•
LM318	0, + 70°C	•	•	•	•


Examples : LM118J, LM218H

118-01 TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM




118-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM118	LM218	LM318	Unit
V _{CC}	Supply Voltage	±20	±20	±20	V
V _i	Input Voltage - (note 1)	±15	±15	±15	V
I _{id}	Differential Input Current - (note 2)	±10	±10	±10	mA
	Output Short-circuit Duration	Infinite			
P _{tot}	Power Dissipation				mW
	LM318D All other Versions	500	500	300 500	
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{slg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

- Notes :**
1. For supply voltage less than ±15V, the absolute maximum input voltage is equal to the supply voltage
 2. The inputs are shunted with shunt diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.



118-02 TBL


ELECTRICAL CHARACTERISTICS±5V ≤ V_{CC} ≤ ±20V, C₁ = 30pF, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	LM118 - LM218			LM318			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		2	4 6		2	10 15	mV
I _{ib}	Input Bias Current T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		160	250 500		160	500 750	nA
I _{io}	Input Offset Current T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		6	50 100		6	200 300	nA
A _{vd}	Large Signal Voltage Gain (V _{CC} = ±15V, V _O = ±10V, R _L = 2kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	50 25	200		25 20	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	70 70	97		65 65	97		dB
I _{CC}	Supply Current, no Load T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		5	8 15		5	10 15	mA
V _i	Input Voltage Range (V _{CC} = ±15V) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	-11.5 -11.5		11.5 11.5	-11.5 -11.5		11.5 11.5	V
CMR	Common Mode rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	80 80	105		70 70	105		dB
I _{OS}	Output Short-circuit Current (V _{CC} = ±15V) T _{amb} = 25°C	10	30	60	10	30	60	mA
±V _{OPP}	Output Voltage Swing (V _{CC} = ±15V, R _L = 2kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	±12 ±12	±13		±12 ±12	±13		V
SR	Slew Rate (V _{CC} = ±15V, V _i = ±10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain) - (note 3)	50	70		50	70		V/μs
R _i	Input Impedance	1	3		1	3		MΩ
GBP	Gain Bandwidth Product (V _{CC} = ±15V, V _i = 10mV, R _L = 2kΩ, C _L = 100pF, f = 100kHz)		15			15		MHz
THD	Total Harmonic Distortion (V _{CC} = ±15V, f = 1kHz, A _v = 20dB, R _L = 2kΩ, V _O = 2V _{PP} , C _L = 100 pF)		0.008			0.008		%
e _n	Equivalent Input Noise Voltage (V _{CC} = ±15V, f = 1kHz, R _S = 100Ω)		17			17		nV √Hz


Note : 3 May be improved up to 150V/μs in inverting amplifier configuration (see basic diagrams)

118-03 TBL


7929237 0052837 291




118-04.EPS




118-05.EPS




118-06.EPS




118-07.EPS




118-08.EPS




118-09.EPS




118-10.EPS




118-11.EPS




118-12.EPS



118-13.EPS




118-14.EPS




118-15.EPS


7929237 0052839 064




118-16.EPS




118-17.EPS




118-18.EPS




118-19.EPS



118-20.EPS




118-21.EPS



* With feedforward compensation


118-22.EPS



118-23.EPS

BASIC DIAGRAMS


FEEDFORWARD COMPENSATION FOR GREATER INVERTING SLEW RATE*



* Slew rate typically 150 V/μs.

118-24.EPS


COMPENSATION FOR MINIMUM SETTLING TIME*



* Settling time to 0.1 % for a 10V step change is 800 ns

118-25.EPS


ISOLATING LARGE CAPACITIVE LOADS




118-26.EPS

7929237 0052841 712

OFFSET BALANCING




OVERCOMPENSATION




TYPICAL APPLICATION DIAGRAM

FAST SAMPLE AND HOLD



FAST SUMMING AMPLIFIER WITH LOW INPUT CURRENT



D/A CONVERTER USING LADDER NETWORK

