

Sample &

Buy



DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

DS90LV027A LVDS Dual High Speed Differential Driver

Technical

Documents

1 Features

- >600-Mbps (300 MHz) Switching Rates
- 0.3-ns Typical Differential Skew
- 0.7-ns Maximum Differential Skew
- 1.5-ns Maximum Propagation Delay
- 3.3-V Power Supply Design
- ±360-mV Differential Signaling
- Low Power Dissipation (46 mW at 3.3-V Static)
- Flow-Through Design Simplifies PCB Layout
- Interoperable With Existing 5-V LVDS Devices
- Power-Off Protection (Outputs in High Impedance)
- Conforms to TIA/EIA-644 Standard
- 8-Pin SOIC Package Saves Space
- Industrial Temperature Operating Range: -40°C to 85°C

2 Applications

- Multi-Function Printers
- LVCMOS-to-LVDS Translation
- · Building and Factory Automation
- Grid Infrastructure

3 Description

Tools &

Software

The DS90LV027A is a dual LVDS driver device optimized for high data rate and low-power applications. The device is designed to support data rates in excess of 600 Mbps (300 MHz) using Low Voltage Differential Signaling (LVDS) technology. The DS90LV027A is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized.

Support &

Community

20


The device is in a 8-pin SOIC package. The DS90LV027A has a flow-through design for easy printed-circuit board (PCB) layout. The differential driver outputs provides low EMI with its typical low output swing of 360 mV. It is perfect for high-speed transfer of clock and data. The DS90LV027A can be paired with its companion dual line receiver, the DS90LV028A, or with any of TI's LVDS receivers, to provide a high-speed point-to-point LVDS interface.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)						
DS90LV027A	SOIC (8)	4.90 mm × 3.91 mm						

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Diagrams



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

2

Table of Contents

1	Feat	tures 1									
2	Applications 1										
3	Description1										
4	Revision History										
5	Pin Configuration and Functions										
6	Spe	cifications 4									
	6.1	Absolute Maximum Ratings 4									
	6.2	ESD Ratings 4									
	6.3	Recommended Operating Conditions 4									
	6.4	Thermal Information 4									
	6.5	Electrical Characteristics 5									
	6.6	Switching Characteristics 5									
	6.7	Typical Characteristics 6									
7	Para	ameter Measurement Information									
8	Deta	ailed Description 10									
	8.1	Overview 10									
	8.2	Functional Block Diagrams 10									

	0.3	reature Description	
	8.4	Device Functional Modes 1	1
9	Арр	lication and Implementation1	2
	9.1	Application Information 1	2
	9.2	Typical Application 1	2
10	Pow	ver Supply Recommendations 1	3
11	Lay	out 1	4
	11.1	Layout Guidelines 1	4
	11.2	Layout Example 1	4
12	Dev	ice and Documentation Support 1	5
	12.1	Documentation Support 1	15
	12.2	Receiving Notification of Documentation Updates 1	15
	12.3	Community Resources 1	5
	12.4	Trademarks 1	5
	12.5	Electrostatic Discharge Caution 1	5
	12.6	Glossary1	5
13		hanical, Packaging, and Orderable mation 1	5

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2013) to Revision D

Changes from Revision B (April 2013) to Revision C

TEXAS INSTRUMENTS

www.ti.com


. .

Page

Page



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
DI	2, 3	Ι	TTL/CMOS driver input pins				
DO+	6, 7	0	Ioninverting LVDS driver output pin				
DO-	5, 8	0	Inverting LVDS driver output pin				
GND	4		Ground pin				
V _{CC}	1	_	Positive power supply pin, 3.3 V \pm 0.3 V				

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _{CC}	-0.3	4	V	
Input voltage, DI		-0.3	3.6	V
Output voltage, DO±			3.9	V
	D package		1190	mW
Maximum package power dissipation at 25°C	Derate D package		9.5 mW/°C above 25°C	°C
Lead temperature range, soldering (4 s)			260	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	
	Electrostatio discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V
V _(ESD)	Electrostatic discharge	EIAJ, 0 Ω, 200 pF	±1000	v
		IEC direct, 330 Ω, 150 pF		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
T _A	Operating free-air temperature	-40	25	85	°C

6.4 Thermal Information

		DS90LV027A	-	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT	
			8 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	Low-K thermal resistance ⁽²⁾	212	80 AA
	High-K thermal resistance		112	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		69.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		47.7	°C/W
ΨJT	Junction-to-top characterization parameter	15.2	°C/W	
Ψјв	Junction-to-board characterization parameter	47.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

6.5 Electrical Characteristics

	PARAMETER	TEST CONDI	TIONS	MIN	TYP ⁽³⁾	MAX	UNIT
V _{OD}	Output differential voltage	$R_L = 100 \Omega$ (see Figure 15), DC	$R_L = 100 \Omega$ (see Figure 15), DO+, DO- pins				mV
ΔV_{OD}	V _{OD} magnitude change	$R_L = 100 \Omega$ (see Figure 15), DC)+, DO− pins		1	35	mV
V _{OH}	Output high voltage	$R_L = 100 \Omega$ (see Figure 15), DC)+, DO− pins		1.4	1.6	V
V _{OL}	Output low voltage	$R_L = 100 \Omega$ (see Figure 15), DC)+, DO− pins	0.9	1.1		V
V _{OS}	Offset voltage	$R_L = 100 \Omega$ (see Figure 15), DC)+, DO− pins	1.125	1.2	1.375	V
ΔV_{OS}	Offset magnitude change	$R_L = 100 \Omega$ (see Figure 15), DC	$R_L = 100 \Omega$ (see Figure 15), DO+, DO- pins				mV
I _{OXD}	Power-off leakage	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0$ V	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0$ V, DO+, DO- pins			±10	μA
I _{OSD}	Output short-circuit current	DO+, DO- pins	DO+, DO- pins			-8	mA
V _{IH}	Input high voltage	DI pin		2		V _{CC}	V
V _{IL}	Input low voltage	DI pin		GND		0.8	V
I _{IH}	Input high current	V _{IN} = 3.3 V or 2.4 V, DI pin			±2	±10	μA
IIL	Input low current	V _{IN} = GND or 0.5 V, DI pin	V _{IN} = GND or 0.5 V, DI pin		±1	±10	μA
V _{CL}	Input clamp voltage	I _{CL} = −18 mA, DI pin	$I_{CL} = -18 \text{ mA}, \text{ DI pin}$		-0.6		V
-	Devenue				8	14	
I _{CC}	Power supply current	$V_{IN} = V_{CC}$ or GND, V_{CC} pin	R _L = 100 Ω		14	20	mA

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD}.

(2) The DS90LV027A is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.

(3) All typicals are given for: V_{CC} = 3.3 V and T_{A} = 25°C.

6.6 Switching Characteristics

 R_L = 100 Ω and C_L = 15 pF, see Figure 16 and Figure 17 (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽⁴⁾	MAX	UNIT
t _{PHLD}	Differential propagation delay high to low		0.3	0.8	1.5	ns
t _{PLHD}	Differential propagation delay low to high		0.3	1.1	1.5	ns
t _{SKD1}	Differential pulse skew t _{PHLD} - t _{PLHD} ⁽⁵⁾		0	0.3	0.7	ns
t _{SKD2}	Channel to channel skew ⁽⁶⁾		0	0.4	0.8	ns
t _{SKD3}	Differential part to part skew ⁽⁷⁾		0		1	ns
t _{SKD4}	Differential part to part skew ⁽⁸⁾		0		1.2	ns
t _{TLH}	Transition low to high time		0.2	0.5	1	ns
t _{THL}	Transition high to low time		0.2	0.5	1	ns
f _{MAX}	Maximum operating frequency ⁽⁹⁾			350		MHz

(1) These parameters are ensured by design. The limits are based on statistical analysis of the device over PVT (process, voltage, temperature) ranges.

(2) C_L includes probe and fixture capacitance.

(3) Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_0 = 50 \Omega$, $t_r \le 1 \text{ ns}$, $t_f \le 1 \text{ ns}$ (10%-90%).

(4) All typicals are given for: $V_{CC} = 3.3$ V and $T_A = 25^{\circ}$ C.


- (5) t_{SKD1}, |t_{PHLD} t_{PLHD}], is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (6) t_{SKD2} is the Differential Channel to Channel Skew of any event on the same device.
- (7) t_{SKD3}, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
- (8) t_{SKD4}, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SKD4} is defined as |Max Min| differential propagation delay.
- (9) f_{MAX} generator input conditions: $t_r = t_f < 1$ ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% / 55%, $V_{OD} > 250$ mV, all channels switching.

DS90LV027A SNLS026D – MARCH 2000–REVISED JUNE 2016




www.ti.com

6.7 Typical Characteristics





Typical Characteristics (continued)




DS90LV027A SNLS026D-MARCH 2000-REVISED JUNE 2016




www.ti.com

Typical Characteristics (continued)






7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Differential Driver DC Test Circuit



Copyright © 2016, Texas Instruments Incorporated

Figure 16. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 17. Differential Driver Propagation Delay and Transition Time Waveforms

8 Detailed Description

8.1 Overview


LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 19. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media is in the range of 100 Ω . A termination resistor of 100 Ω (selected to match the media), and is placed as close to the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be considered. The DS90LV027A differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 3.1 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode driver requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 19. AC or unterminated configurations are not allowed. The 3.1-mA loop current develops a differential voltage of 310 mV across the 100- Ω termination resistor which the receiver detects with a 250-mV minimum differential noise margin, (driven signal minus receiver threshold (250 mV - 100 mV = 150 mV). The signal is centered around 1.2 V (Driver Offset, VOS) with respect to ground as shown in Figure 18.

NOTE


The steady-state voltage (VSS) peak-to-peak swing is twice the differential voltage (VOD) and is typically 620 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case from 20 MHz to 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires >80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

8.2 Functional Block Diagrams



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated



DS90LV027A SNLS026D – MARCH 2000 – REVISED JUNE 2016

8.3 Feature Description

8.3.1 LVDS Fail-Safe

This section addresses the common concerns of fail-safe biasing of LVDS interconnects, specifically looking at the DS90LV027A driver outputs and the DS90LV028A receiver inputs.

The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as a valid signal.

The internal fail-safe circuitry of the receiver is designed to source or sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver inputs.

- 1. Open Input Pins: The DS90LV028A is a dual receiver device, and if an application requires only 1 receiver, the unused channel inputs must be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pullup and pulldown resistors to set the output to a HIGH state. This internal circuitry ensures a HIGH, stable output state for open inputs.
- 2. Terminated Input: If the DS90LV027A driver is disconnected (cable unplugged), or if the DS90LV027A driver is in a TRI-STATE or power-off condition, the receiver output is in a HIGH state again, even with the end of cable 100- Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect must be used. Twisted pair cable offers better balance than flat ribbon cable.
- 3. Shorted Inputs: If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pullup and pulldown resistors must be in the 5-k Ω to 15-k Ω range to minimize loading and waveform distortion to the driver. The common-mode bias point must be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry.




Figure 18. Driver Output Levels

8.4 Device Functional Modes

Table 1 lists the functional modes of the DS90LV027A.

Table 1. Truth Table							
INPUT	OUTPUTS						
DI	DO+	DO-					
L	L	Н					
Н	Н	L					

Table 1. Truth Table

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The DS90LV027A has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes:

- LVDS Owner's Manual
- AN-808 Long Transmission Lines and Data Signal Quality
- AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report
- AN-971 An Overview of LVDS Technology
- AN-916 A Practical Guide To Cable Selection
- AN-805 Calculating Power Dissipation for Differential Line Drivers
- AN-903 A Comparison of Differential Termination Techniques

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 19. LVDS Application Schematic

9.2.1 Design Requirements

When using LVDS devices, it is important to remember to specify controlled impedance PCB traces, cable assemblies, and connectors. All components of the transmission media must have a matched differential impedance of about 100 Ω . They must not introduce major impedance discontinuities. Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable) for noise reduction and signal quality.

Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the LVDS receiver.

For cable distances < 0.5 M, most cables can be made to work effectively. For distances 0.5 M \leq d \leq 10 M, CAT5 (Category 5) twisted pair cable works well, is readily available, and relatively inexpensive.



Typical Application (continued)

9.2.2 Detailed Design Procedure

9.2.2.1 Probing LVDS Transmission Lines

Always use high impedance (>100 k Ω), low capacitance (<2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing gives deceiving results.

A pseudo-random bit sequence (PRBS) of 2^9-1 bits was programmed into a function generator (Tektronix HFS9009) and connected to the driver inputs through 50- Ω cables and SMB connectors. An oscilloscope (Tektronix 11801B) was used to probe the resulting eye pattern, measured differentially at the input to the receiver. A 100- Ω resistor was used to terminate the pair at the far end of the cable. The measurements were taken at the far end of the cable, at the input of the receiver, and used for the jitter analysis for Figure 21. The frequency of the input signal was increased until the measured jitter (ttcs) equaled 20% with respect to the unit interval (ttui) for the particular cable length under test. Twenty percent jitter is a reasonable place to start with many system designs. The data used was NRZ. Jitter was measured at the 0-V differential voltage of the differential eye pattern.

The DS90LV027A and DS90LV028A can be evaluated using the new DS90LV047-048AEVM.

25 1000 = 25°C ΤA Power Supply Current (mA) 23 = 0V to 3V V_{IN} Ш 21 100Ω/dr Both 19 $= 15 \, \text{pF}$ switchind Rate (Mbps) C = 3.3V17 'rr 15 100 = 25°C ΤA 13 One switching Data = 0V to 3VV_{IN} 11 = $100 \Omega / dr$ 9 = 15 pF C I. 7 $V_{CC} = 3.3V$ <u>၂</u> 5 10 0.01 0.1 10 100 10 100 1000 1 1 Frequency (MHz) Cable Length (m) Figure 20. Power Supply Current Figure 21. Data Rate vs Frequency vs Cable Length

9.2.3 Application Curves

10 Power Supply Recommendations

Although the DS90LV027A draws very little power while at rest, at higher switching frequencies there is a dynamic current component which increases the overall power consumption. The DS90LV027A power supply connection must take this additional current consumption into consideration for maximum power requirements.

DS90LV027A SNLS026D – MARCH 2000 – REVISED JUNE 2016



11 Layout

11.1 Layout Guidelines

- Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, and TTL signals.
- Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. Best practice is to place TTL and LVDS signals on different layers which are isolated by power or ground plane(s).
- Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

11.2 Layout Example




Figure 22. Simplified DS90LV027A and DS90LV028A Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- LVDS Owner's Manual
- AN-808 Long Transmission Lines and Data Signal Quality
- AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report
- AN-971 An Overview of LVDS Technology
- AN-916 A Practical Guide To Cable Selection
- AN-805 Calculating Power Dissipation for Differential Line Drivers
- AN-903 A Comparison of Differential Termination Techniques

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
DS90LV027ATM	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LV27A TM	
DS90LV027ATM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples
DS90LV027ATMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027ATMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

26-Feb-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV027ATMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



26-Feb-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DS90LV027ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV027ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV027ATM/NOPB	D	SOIC	8	95	495	8	4064	3.05

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated